I am desiging a mixed signal block for which the output buffer is an inverter chains to drive the 1pF load capacitor. The design is based on the 0.5um CMOS.I use the minimum length for the inverter buffer with speed considerations.But I have some concern that the minimum length will bring the hot carrier effects which will affect the life of the product.

Pls. comment!