The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 13th, 2024, 2:15pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Other CAD Tools › Physical Verification, Extraction and Analysis › Chip level Electron Migration Tools
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Chip level Electron Migration Tools (Read 48 times)
daddyrod
New Member
*
Offline



Posts: 1
Chip level Electron Migration Tools
Sep 15th, 2006, 11:20am  
Hi,

I am looking for options for a tool that can perfom electron migration limit checks on my layout.  I have the foundry limits and I have the circuit's current values.  Any ideas?  The only one I know of right now is Synopsys' Jupiter tool.

Thanks,

Rod
Back to top
 
 
View Profile   IP Logged
jbdavid
Community Fellow
*****
Offline



Posts: 378
Silicon Valley
Re: Chip level Electron Migration Tools
Reply #1 - Sep 23rd, 2006, 11:15am  
I'd never heard of that one..
Cadence has Electron Storm and VAVO - VAEO for analog centric (takes assura RCX and spectre simulation results to find issues.
ElectronStorm is the normal solution for digital standard cell based design.
Back to top
 
 
jbdavid
Mixed Signal Design Verification
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.