Pavel
|
Hello
I have a filter described in Verilog-A. How can I simulate it in AC.
Should I - create symbol of this filter - do shematic with it and some source - call Analog Design Environment
or there is more simple way to proceed?
Thanks in advance.
Pavel.
|