The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Sep 17th, 2024, 2:24pm
Pages: 1
Send Topic Print
powerup/down time (Read 1801 times)
dandelion
Community Member
***
Offline



Posts: 98

powerup/down time
Dec 22nd, 2006, 1:08am
 
Hi,
I am designing a circuit which is used in the portable handset. I want to do the powerup and powerdown analysis, I wonder what is the rampup and rampdwon time should I select in simulation?

Also, There is also an enable signal in my circuit, which is assumed from the other chip in the system, e.g., a MCU.Same as above, what should I select the rampup and rampdown time should I select to do the enable/disbale analysis?

Thanks
Back to top
 
 
View Profile   IP Logged
ywguo
Community Fellow
*****
Offline



Posts: 943
Shanghai, PRC
Re: powerup/down time
Reply #1 - Dec 25th, 2006, 1:43am
 
Hi,

The rampup and rampdown time depend on your voltage source, the bypass caps tied on VDD, etc. For simulation, I guess maybe 0.1us is enough. However, it needs very long simulation time if your circuit is very complex.

As the enable signal, I don't think its rise time or fall time are important.


BG
Yawei
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.