The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 17th, 2024, 6:15am
Pages: 1
Send Topic Print
Problem in open loop simulation for a 2 st opamp (Read 298 times)
hande.vinayak
Junior Member
**
Offline



Posts: 22
BOM
Problem in open loop simulation for a 2 st opamp
Jan 09th, 2007, 4:54am
 
Hello to all,
       I am a beginner in a analog VLSI,please help me out to solve my one basic problem.
Currentely,I am designing two stg opamp.In this second stage will be CS amp (in attached diagram M2 n M6).
When I was simulating with open loop config,that time one from these transistor will be in a linear region,and in a unity f/b config I found that its very easy to put these trnsistors in sat region.
       Plz,can anybody tell me whether my procedure of designing and simulation is right?
If yes,then how can I measure open loop gain and other parameters of opamp in openloop config (as these two tras will not b in sat always)?
       Please,help me out.
       Thnx.
Back to top
 
 
View Profile   IP Logged
carlgrace
Senior Member
****
Offline



Posts: 231
Berkeley, CA
Re: Problem in open loop simulation for a 2 st opa
Reply #1 - Jan 9th, 2007, 8:50am
 
Directly simulating an op amp in an open loop configuration is difficult because of the large gain.  The smallest offset cause the output to go to one of the rails.  The best way to simulate the op amp's open-loop characteristics is to use an ideal dc feedback that is active at dc and not at ac.  One this you can do is use huge resistors in the feedback path.  See the Baker and Li text for an example of this.
Back to top
 
 
View Profile   IP Logged
Ken Kundert
Global Moderator
*****
Offline



Posts: 2386
Silicon Valley
Re: Problem in open loop simulation for a 2 st opa
Reply #2 - Jan 9th, 2007, 4:10pm
 
Actually, you should never simulate an opamp open loop, in any analysis. See http://www.kenkundert.com/docs/cd2001-01.pdf for directions on how to measure the open loop gain of an opamp without opening the loop.

-Ken
Back to top
 
 
View Profile WWW   IP Logged
hande.vinayak
Junior Member
**
Offline



Posts: 22
BOM
Re: Problem in open loop simulation for a 2 st opa
Reply #3 - Jan 9th, 2007, 10:36pm
 
Really thanx to both of you.
Back to top
 
 
View Profile   IP Logged
hande.vinayak
Junior Member
**
Offline



Posts: 22
BOM
Re: Problem in open loop simulation for a 2 st opa
Reply #4 - Jan 9th, 2007, 10:38pm
 
Hello Carl,
       I hav posted my query on ur mail ID carl_r_grace@yahoo.com.
Can you plz clarify that one?
Thx.
                                                                        Regards,
                                                                        Vinayak.
Back to top
 
 
View Profile   IP Logged
Frank Wiedmann
Community Fellow
*****
Offline



Posts: 678
Munich, Germany
Re: Problem in open loop simulation for a 2 st opa
Reply #5 - Jan 9th, 2007, 11:55pm
 
Ken Kundert wrote on Jan 9th, 2007, 4:10pm:
Actually, you should never simulate an opamp open loop, in any analysis. See http://www.kenkundert.com/docs/cd2001-01.pdf for directions on how to measure the open loop gain of an opamp without opening the loop.


In Spectre, the method described in this article has been implemented in the stb analysis. So, if you are using Spectre, I would strongly recommend that you use the stb analysis for loop gain simulation. If you are using a different simulator, you might want to take a look at http://www.designers-guide.org/Forum/YaBB.pl?num=1155668476/12#12.
Back to top
 
 
View Profile WWW   IP Logged
hande.vinayak
Junior Member
**
Offline



Posts: 22
BOM
Re: Problem in open loop simulation for a 2 st opa
Reply #6 - Jan 10th, 2007, 3:04am
 
thanx very much Frank.
Back to top
 
 
View Profile   IP Logged
hande.vinayak
Junior Member
**
Offline



Posts: 22
BOM
Re: Problem in open loop simulation for a 2 st opa
Reply #7 - Jan 10th, 2007, 3:36am
 
But still I am facing same problem,

If you consider CS amp,
load as pmos current mirror circuit (m2 and m3) and nmos (m1),...(m2 diode connected)
Here if you simulate this amp ckt,I am getting below mention result :

After plotting 'gain and frequency plot'

1. m1 in sat and m2 in sat --> 35 db gain.
2. m1 in linear and m2 in sat --> 12 db gain.
3. m1 in sat and m2 in linear --> 12 db gain.

As we have discussed earlier,it is very difficult to get both transistors in sat region without f/b.
But in two stg opamp when you are connecting this CS amp as a second stage,it has a input from
o/p of differetial amp circuit.
As this differential amp having large o/p range variation,it wont able to keep CS amp's both transistors in sat
region (it results in gain reduction).
Above dicussion regarding open loop configuration.
Then how we can get correct open loop gain?

Plz,help me out. Cry
Thanks.
 

Back to top
 
 
View Profile   IP Logged
qiushidaren
Community Member
***
Offline

I am a lovely
MOSFET!

Posts: 86
Chengdu
Re: Problem in open loop simulation for a 2 st opa
Reply #8 - Jan 11th, 2007, 12:17am
 
But where is the attached diagram, I can't see it now. Cry
Back to top
 
 
View Profile WWW   IP Logged
Andrew Beckett
Senior Fellow
******
Offline

Life, don't talk to
me about Life...

Posts: 1742
Bracknell, UK
Re: Problem in open loop simulation for a 2 st opa
Reply #9 - Jan 15th, 2007, 7:16am
 
As Ken pointed out, you should not simulate the amplifier open loop - after all, you're not going to use it open loop are you? The stb analysis in spectre allows you to find the loop gain, phase margin and gain margin for a single-ended or differential feedback loop (as Frank pointed out).

Did you try those, or did you persevere with doing something that you were recommended not to?

I guess a picture showing what you're doing would have helped...

Regards,

Andrew.
Back to top
 
 
View Profile WWW   IP Logged
Vabzter
Junior Member
**
Offline



Posts: 26
Sweden
Re: Problem in open loop simulation for a 2 st opa
Reply #10 - Jan 16th, 2007, 3:22am
 
Hi,
    This is the procedure we used in our school..maybe this manual will help you..
http://www.es.lth.se/ugradcourses/ICkonst/labhandledning.pdf
BR
Vabzter
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.