Hi, I must design a voltage buffer driving drain of of transistors.

These PMOS W/L are quite large, so the capacitance itself is around 30 pF. In this case suggest me a toplogy to buffer voltage from a resistive divider.

Any suggestions on design are also welcome.