Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 22
nd
, 2024, 3:22pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
Circuit Simulators
› dcmatch sweep analysis in Cadence often fails
‹
Previous topic
|
Next topic
›
Pages: 1
dcmatch sweep analysis in Cadence often fails (Read 3323 times)
gsheng
New Member
Offline
Posts: 4
dcmatch sweep analysis in Cadence often fails
Feb 06
th
, 2007, 11:41pm
When I ran dcmatch sweep analysis, spectre always failed to converge. But when I ran simple dcmatch(just one value), it seems to be OK. Any comment?
Back to top
IP Logged
Andrew Beckett
Senior Fellow
Offline
Life, don't talk to
me about Life...
Posts: 1742
Bracknell, UK
Re: dcmatch sweep analysis in Cadence often fails
Reply #1 -
Feb 7
th
, 2007, 3:42am
Does the same thing happen if you do a dc sweep (sweeping the same thing you're sweeping in the dcmatch)?
Regards,
Andrew.
Back to top
IP Logged
gsheng
New Member
Offline
Posts: 4
Re: dcmatch sweep analysis in Cadence often fails
Reply #2 -
Feb 13
th
, 2007, 5:03am
dc sweep is OK.
Back to top
IP Logged
Andrew Beckett
Senior Fellow
Offline
Life, don't talk to
me about Life...
Posts: 1742
Bracknell, UK
Re: dcmatch sweep analysis in Cadence often fails
Reply #3 -
Feb 22
nd
, 2007, 11:54am
I find this surprising. You should report this to Cadence customer support.
Regards,
Andrew.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
»» Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.