Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 16
th
, 2024, 4:57pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design Languages
›
Verilog-AMS
› Solving an implicit equation
‹
Previous topic
|
Next topic
›
Pages: 1
Solving an implicit equation (Read 3056 times)
VerilogANovice
New Member
Offline
Posts: 9
Mountain View
Solving an implicit equation
Feb 11
th
, 2007, 6:03pm
Hi,
Is there any way in Verilog-A to solve an implicit equation? The function I want it to peform is like "fzero" in MATLAB.
Back to top
IP Logged
Ken Kundert
Global Moderator
Offline
Posts: 2386
Silicon Valley
Re: Solving an implicit equation
Reply #1 -
Feb 12
th
, 2007, 12:28am
Yes, of course. All contributions can be implicit. In this case they are written in fixed point form: x=f(x). Verilog-A also provided the indirect assignment statement that explicitly supports implicit formulations.
-Ken
Back to top
IP Logged
VerilogANovice
New Member
Offline
Posts: 9
Mountain View
Re: Solving an implicit equation
Reply #2 -
Feb 12
th
, 2007, 1:34am
Thanks! A follow-up question: What if the equation has multiple solution? Is there anyway I can specify the range of the root?
Back to top
IP Logged
Ken Kundert
Global Moderator
Offline
Posts: 2386
Silicon Valley
Re: Solving an implicit equation
Reply #3 -
Feb 12
th
, 2007, 3:01pm
Not in Verilog-A, but most simulators support a nodeset capability that allows you to bias the simulator towards finding one particular solution.
-Ken
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
»» Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.