Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 16
th
, 2024, 8:16am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Measurements
›
Phase Noise and Jitter Measurements
› PLL Simulation
‹
Previous topic
|
Next topic
›
Pages: 1
PLL Simulation (Read 4354 times)
karachite
New Member
Offline
Posts: 2
PLL Simulation
Feb 14
th
, 2007, 9:21pm
i am planning to design a PLL. i dont have access to RF spectre type of advanced simulation softwares. now how can i estimate the noise contributions of VCO, divider, and phase detector. i have access to ORCAD schematic capture and pspice simulator.
i am wondering how PLL's were design before the advent of advanced simulation softwres.
this website is wonderful.
Back to top
IP Logged
Visjnoe
Senior Member
Offline
Posts: 233
Re: PLL Simulation
Reply #1 -
Feb 15
th
, 2007, 11:33am
Dear Karachite,
I think you can only simulate PLL functionality (e.g. locking) given your tool set.
To evaluate phase noise, try to find some equations for the phase noise of your VCO and CP, as these will be the major contributors to the overall phase noise.
Kind Regards
Peter
Back to top
IP Logged
fonseca.ha
Junior Member
Offline
Posts: 28
UK
Re: PLL Simulation
Reply #2 -
Mar 7
th
, 2007, 9:49am
Hi
I agree with the above. The resistor in the loop filter may also play an important role in phase noise, depending on VCO gain, bandwidth and area of your design,
REgards,
Humberto
Back to top
IP Logged
DaveB
Junior Member
Offline
Posts: 15
Re: PLL Simulation
Reply #3 -
Mar 8
th
, 2007, 4:29pm
If you have Excel, I have a spreadsheet that might take care of some of your requirements. You can download it at
http://www.keystoneradio.com/?n=Main.PLLDesign
I've used some VBA, so you might get a security alert when you run it.
Dave
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
»» Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.