The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 18th, 2024, 5:01pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Other CAD Tools › Physical Verification, Extraction and Analysis › Initial Condition of Capacitor in EXTRACTED VIEW
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Initial Condition of Capacitor in EXTRACTED VIEW (Read 2455 times)
marjo marasigan
New Member
*
Offline



Posts: 3
Initial Condition of Capacitor in EXTRACTED VIEW
Feb 28th, 2007, 2:12am  
I have finished the layout of my feedback capacitor (1pF).  However, I need to set its initial condition to zero.  How do I do this in the extracted view? Help.. Please..

-marjo
Back to top
 
 
View Profile   IP Logged
AndreasAxholt
New Member
*
Offline



Posts: 2
Re: Initial Condition of Capacitor in EXTRACTED VI
Reply #1 - Sep 9th, 2007, 11:58pm  
Do the changes in your extracted view, save and run the following command in the ICFB window.


cv = geGetEditCellView()
auLvsFixTimeStamps(cv)
dbSave(cv)

That usually works for me...

(Notice that I took these line from another post some time ago, can not remember whom to give credit to)
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.