Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Oct 3
rd
, 2024, 5:19am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Analog Design
› Common Mode Feedback
‹
Previous topic
|
Next topic
›
Pages: 1
Common Mode Feedback (Read 2764 times)
lnarayan
New Member
Offline
Posts: 2
Common Mode Feedback
Mar 26
th
, 2007, 8:17pm
Hi All,
Greetings to every one on board. I'm a new member here and this is my first Post.
Could anyone tell me the need for Common Mode Feedback(CMFB) circuit in fully differential op-amps and how they are realised? I went through a few books and articles and I still find the concept very elusive . If anyone could explain the CMFB concept in an understandable manner, it would greatly help.
Thanks in advance
--lnarayan
Back to top
There are 10 types of people in the world. Those who know binary and those who don't.
IP Logged
SATurn
Community Member
Offline
Posts: 53
Re: Common Mode Feedback
Reply #1 -
Mar 29
th
, 2007, 12:23pm
Hello,
Actually, the concept of CMFB is very simple. You are just going to set the CM value of two differential high impedance nodes on desired value. If you have not such a feedback, the CM value could have any value and even stick to one of the supplies or put the devices on an undesired regime. The main reason is that it is very difficult to make sure that bias current of PMOS devices is the same as NMOS devices.
You can for a more complete discussion have a look on B. Razavi's book (Analog CMOS Design).
SATurn
Back to top
IP Logged
lnarayan
New Member
Offline
Posts: 2
Re: Common Mode Feedback
Reply #2 -
Mar 30
th
, 2007, 8:09am
Hi,
Thanx a ton. The explanation in Razavi's book was amazing. It was very helpful.
thanks again
--lnarayan
Back to top
There are 10 types of people in the world. Those who know binary and those who don't.
IP Logged
mc66
New Member
Offline
Posts: 6
Re: Common Mode Feedback
Reply #3 -
Apr 4
th
, 2007, 7:20am
one node output,you connect one load transistor gate and drain together,that sure the mos work in right region
but tow node output,you need do something to sure all mos work in right region,that's why we nedd CMFB
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
»» Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.