The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Nov 1st, 2024, 1:24am
Pages: 1
Send Topic Print
Current cell mismatch in DAC (Read 6927 times)
ywguo
Community Fellow
*****
Offline



Posts: 943
Shanghai, PRC
Current cell mismatch in DAC
Mar 27th, 2007, 10:27pm
 
Hi, Guys,

As well known, the mismatch of current sources determines the linearity of DAC. Here I am confused by the coefficient in the current mismatch formula.

In Geert A. M. Van der Plas, "A 14-bit Intrisic Accuracy Q2 Random Walk CMOS DAC," the formula is (1) in the following attachment. In Marcel J. M. Pelgrom, et. al, “Matching Properties of MOS Transistors,” the formula is (2) in the following attachment. The former has a coefficient 1/2, while the latter has a coefficient 1.

Which one is correct?


Thanks
Yawei
Back to top
 

formula.GIF
View Profile   IP Logged
ywguo
Community Fellow
*****
Offline



Posts: 943
Shanghai, PRC
Re: Current cell mismatch in DAC
Reply #1 - May 10th, 2007, 8:29am
 
Any comments are appreciated. Sad
Back to top
 
 
View Profile   IP Logged
RobG
Community Fellow
*****
Offline



Posts: 570
Bozeman, MT
Re: Current cell mismatch in DAC
Reply #2 - May 10th, 2007, 9:00am
 
They are both correct, but they are for different things.  Pelgrom's formula (2) is for the mismatch between a pair of devices.... but pairs don't make sense in a dac -- you have to consider each contribution individually.  To get around this (1) normalizes the mismatch contribution to a single device.  That way you can calculate the mismatch contribution of each device and add them up.  

Note that if you take the contributions of two devices using (1), you get (2).  

Bottom line is that you want to use (1).

rg
Back to top
 
 
View Profile   IP Logged
raduga
Junior Member
**
Offline



Posts: 11

Re: Current cell mismatch in DAC
Reply #3 - May 16th, 2007, 5:27am
 
Hi,

The 1/2 factor comes in the first equation because if you check the pelgrom's paper
it is for the mismatch of a parameter in 4 devices instead of two. I guess the 14 bit
random walk paper implements a current cell as a combination of 4 unit current
cells. Therefore the factor of 1/2 comes into picture.

If you have any other question regarding this please feel free to mail me at

mangesh [at] aol [dot] in

Raduga ..
Back to top
 
 
View Profile   IP Logged
ywguo
Community Fellow
*****
Offline



Posts: 943
Shanghai, PRC
Re: Current cell mismatch in DAC
Reply #4 - May 16th, 2007, 6:35pm
 
Hi, Robert and Raduga,

Thank you very much.


Raduga, I read the Pelgrom's paper again. The equation is for the mismatch of a pair of MOS devices there. So I agree with Robert.


Yawei
Back to top
 
 
View Profile   IP Logged
raduga
Junior Member
**
Offline



Posts: 11

Re: Current cell mismatch in DAC
Reply #5 - May 16th, 2007, 10:47pm
 
Hi ywguo,

I think, you should check the equation #6 in the Pelgrom's paper. It is given for the four
crosscoupled transistors and therefore there is a factor of (1/2) included  than for the
equation #5, which is there on the second page of the paper.

Regards
Raduga

Back to top
 
 
View Profile   IP Logged
ywguo
Community Fellow
*****
Offline



Posts: 943
Shanghai, PRC
Re: Current cell mismatch in DAC
Reply #6 - May 17th, 2007, 8:51pm
 
Hi, Raduga,

I think that equation (6) in Pelgrom's paper is for a pair of devices composed of 4 cross-coupled idential MOS transisotr with demension ration W/L. That means area of each device is 2×WL . Because 4 cross-coupled MOS are not placed in one row, equation (6) is a little different from equation (5). The random variation is affected by both x and y directions in equation (6) while only by x direction in equation (5).


Best regards,
Yawei
Back to top
 
 
View Profile   IP Logged
RobertZ
Community Member
***
Offline

the art of analog

Posts: 55
San Diego, CA
Re: Current cell mismatch in DAC
Reply #7 - May 25th, 2007, 12:26am
 
These equations are kind of conservative, Monte carlo simulations shows better result.
Back to top
 
 

Thanks,
Robert
View Profile   IP Logged
ywguo
Community Fellow
*****
Offline



Posts: 943
Shanghai, PRC
Re: Current cell mismatch in DAC
Reply #8 - May 25th, 2007, 1:04am
 
Hi,

RobertZ wrote on May 25th, 2007, 12:26am:
These equations are kind of conservative, Monte carlo simulations shows better result.


Would you please introduce how you set up the simulation? Do you simulate with 2 MOS transistors? Does your model for MOS transistor have mismatch parameter? Where do you get the constants Avt, Abeta from?


Thanks
Yawei
Back to top
 
 
View Profile   IP Logged
raduga
Junior Member
**
Offline



Posts: 11

Re: Current cell mismatch in DAC
Reply #9 - Jun 20th, 2007, 1:57am
 
Hi Yawei,

I really don't know about the monte carlo simulation; but the
Abeta and Avt prameters you can find in the standard pdk
docs of most of the reputed foundries like UMC and TSMC.

Thanks and Regards

Raduga
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.