The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 21st, 2024, 5:13am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Simulators › Circuit Simulators › Stability Analysis in LDO
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Stability Analysis in LDO (Read 1371 times)
Faisal
Community Member
***
Offline



Posts: 90
Stability Analysis in LDO
Apr 06th, 2007, 7:25am  
Hi,

I am working on LDO and would like to simulate the loop gain using the Cadence stability analysis. What is the criteria for inserting the probe element? Any pointers

Regards,
Faisal
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.