Designer’s Guide Community :: Forum

Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.

Jul 16^th, 2024, 4:25pm

	HomeHelpSearchLoginRegisterPM to admin

The Designer's Guide Community Forum › Design Languages › Verilog-AMS › current source convergence issues when open

‹ Previous topic | Next topic ›

Pages: 1

Send Topic

Print

current source convergence issues when open (Read 2704 times)

Croaker Senior Member Offline Posts: 235	current source convergence issues when open Apr 30^th, 2007, 7:52pm Let's say I make a simple ideal current source, e.g. I( p, n ) <+ IDC. How do I make it such that there aren't convergence issues when it's open? You know, the voltage blows up if it's trying to make current flow into an open.
Back to top	IP Logged

Geoffrey_Coram Senior Fellow Offline Posts: 1999 Massachusetts, USA	Re: current source convergence issues when open Reply #1 - May 7^th, 2007, 4:31am One way would be to put GMIN in your model: I( p, n ) <+ IDC + $simparam("gmin", 1e-12) * V(p,n); There isn't a GMIN in most simulator's ideal current sources, though. Why do you want one?
Back to top	If at first you do succeed, STOP, raise your standards, and stop wasting your time. IP Logged

Croaker Senior Member Offline Posts: 235	Re: current source convergence issues when open Reply #2 - May 7^th, 2007, 5:03am Thanks! I want one because I have a big circuit block and sometimes some of the pins won't be connected.
Back to top	IP Logged

Pages: 1

Send Topic

Print

‹ Previous topic | Next topic ›

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.