The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Aug 17th, 2024, 11:18pm
Pages: 1
Send Topic Print
Strain & mobility (Read 4302 times)
mg777
Senior Member
****
Offline



Posts: 131

Strain & mobility
May 08th, 2007, 9:43pm
 

In sub-90 nm CMOS processes, mobility is incerased by creating channel stress - tensile for n-channel and compressive for p-channel. It's interesting that electrons and holes need opposite types of stress. I was trying to figure out this behavior intuitively.

Electrons are in the conduction band and their mobility is limited by atomic scattering. So further apart the atoms less the scattering. Now why doesn't this same logic hold for holes? Because holes are in the valence band, more or less orbiting the silicon atoms. The valence band is formed because of Si-Si covalent bonds whereby valence electrons can tunnel from atom to atom, forming propagating wave functions in the periodic potential of the lattice. Ergo, the closer the atoms the easier the atom-hopping.

So, electrons and holes are indeed very different beasts.

M.G.Rajan
www.eecalc.com

Back to top
 
 
View Profile   IP Logged
Croaker
Senior Member
****
Offline



Posts: 235

Re: Strain & mobility
Reply #1 - May 17th, 2007, 6:46am
 
Good explanation!   Smiley
Back to top
 
 
View Profile   IP Logged
krishnap
Community Member
***
Offline



Posts: 55

Re: Strain & mobility
Reply #2 - May 22nd, 2007, 6:03am
 
Hi Rajan,
Good concept.
Usually how the tensile and compressive stress are formed?
By varying the doping concentration?
Back to top
 
 
View Profile   IP Logged
Geoffrey_Coram
Senior Fellow
******
Offline



Posts: 1999
Massachusetts, USA
Re: Strain & mobility
Reply #3 - May 23rd, 2007, 4:49am
 
krishnap wrote on May 22nd, 2007, 6:03am:
Usually how the tensile and compressive stress are formed?
By varying the doping concentration?


No.  The "STI stress effect" is a compressive stress caused by the (shallow trench isolation) oxide around the device.  LOCOS (local oxidation of silicon) also causes it, because the oxide takes up more room than the silicon it was oxidized from, but most foundries switched from locos to sti before the device sizes got small enough that anyone noticed the effect.

Lattice mismatch is another way to get stress: grow your Si device on Ge or SiGe.  I think there's also something in the literature about the gate oxide (or nitride?) applying a stress.
Back to top
 
 

If at first you do succeed, STOP, raise your standards, and stop wasting your time.
View Profile WWW   IP Logged
krishnap
Community Member
***
Offline



Posts: 55

Re: Strain & mobility
Reply #4 - May 23rd, 2007, 6:56am
 
Hi  Geoffrey, Thanks for the explanation
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.