Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Oct 31
st
, 2024, 11:00pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Analog Design
› Problems of tieing Body & Gate terminal???
‹
Previous topic
|
Next topic
›
Pages: 1
Problems of tieing Body & Gate terminal??? (Read 1781 times)
eng
Community Member
Offline
Posts: 49
USA
Problems of tieing Body & Gate terminal???
May 18
th
, 2007, 3:19pm
Hi all,
In a classical miller OpAmp circuit;
we want to get more gain so we want to use both gm and gmb. To do that both body and gate terminals of each input nmos diff pair is connected together. The benefit might be; - having higher gain - having low Vt
Is there any problem of using nmos in such configuration? i.e.; is latch-up an issue here? (input level may vary from 500mV to 900mV )
(Both devices are tripple nwell RF transistor and the design is done under 1 V supply... to be more specific it's a .18 um process)
thanks
eng
Back to top
IP Logged
carlgrace
Senior Member
Offline
Posts: 231
Berkeley, CA
Re: Problems of tieing Body & Gate terminal???
Reply #1 -
May 31
st
, 2007, 12:00pm
Tying the source to the body will increase the parasitic capacitance at the source. It also takes more area because the device needs its own well. Often, these aren't serious issues, and the benefit is worth it.
Carl
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
»» Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.