The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Oct 31st, 2024, 11:00pm
Pages: 1
Send Topic Print
Problems of tieing Body & Gate terminal??? (Read 1781 times)
eng
Community Member
***
Offline



Posts: 49
USA
Problems of tieing Body & Gate terminal???
May 18th, 2007, 3:19pm
 
Hi all,
In a classical miller OpAmp circuit;
we want to get more gain so we want to use both gm and gmb. To do that both body and gate terminals of each input nmos diff pair is connected together.  The benefit might be; - having higher gain - having low Vt
Is there any problem of using nmos in such configuration? i.e.; is latch-up an issue here? (input level may vary from 500mV to 900mV )
(Both devices are tripple nwell RF transistor and the design is done under 1 V supply... to be more specific it's a .18 um process)

thanks
eng
Back to top
 
 
View Profile   IP Logged
carlgrace
Senior Member
****
Offline



Posts: 231
Berkeley, CA
Re: Problems of tieing Body & Gate terminal???
Reply #1 - May 31st, 2007, 12:00pm
 
Tying the source to the body will increase the parasitic capacitance at the source.  It also takes more area because the device needs its own well.   Often, these aren't serious issues, and the benefit is worth it.

Carl
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.