Designer’s Guide Community :: Forum

Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.

Jul 22^nd, 2024, 2:20am

	HomeHelpSearchLoginRegisterPM to admin

The Designer's Guide Community Forum › Simulators › Circuit Simulators › Signal probing in the extracted view

‹ Previous topic | Next topic ›

Pages: 1

Send Topic

Print

Signal probing in the extracted view (Read 3448 times)

eng Community Member Offline Posts: 49 USA	Signal probing in the extracted view Jun 13^th, 2007, 8:03am Hi, Does anybody know how to probe the signals on some nets in the extracted view?
Back to top	IP Logged

boe Community Fellow Offline Posts: 615	Re: Signal probing in the extracted view Reply #1 - Jun 14^th, 2007, 1:37am Hi eng, Which tools do you use? BOE
Back to top	IP Logged

eng Community Member Offline Posts: 49 USA	Re: Signal probing in the extracted view Reply #2 - Jun 14^th, 2007, 1:24pm Hi Boe, I'm using Cadence for both schematic and layout. The process is IBM. For verification I generally use Diva. However I do have access to Assura as well. thanks
Back to top	IP Logged

boe Community Fellow Offline Posts: 615	Re: Signal probing in the extracted view Reply #3 - Jun 14^th, 2007, 5:00pm Hi eng, If you run an LVS (Diva) first, you can use lvsbx (a Cadence program, it gives a help message when run wo parameters) to annotate the node names etc from the schamtic to the extracted. I hope this helps. BOE
Back to top	IP Logged

sheldon Community Fellow Offline Posts: 751	Re: Signal probing in the extracted view Reply #4 - Jun 14^th, 2007, 8:35pm Eng, Have you tried probing from the schematic? This capability was added a while ago, you need to see the manual for details. To start the Select Tools --> Parasitics in Composer to activate the Parasitics menu
Back to top	IP Logged

Pages: 1

Send Topic

Print

‹ Previous topic | Next topic ›

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.