The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Oct 31st, 2024, 5:40pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Analog Design › A sample hold circuit
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
A sample hold circuit (Read 1725 times)
didibabawu
New Member
*
Offline



Posts: 6
A sample hold circuit
Jul 18th, 2007, 12:21am  
In the picture is a sample hold circuit of pipeline ADC. Maybe most people use only the left part. But I have seen from a famous company's schematic that they use an amplifier to control the common mode voltage of the SHA input.
So, I want to know why the feed back circuit was used?
Back to top
SH1.jpg  
 
SH1.jpg
View Profile   IP Logged
ywguo
Community Fellow
*****
Offline



Posts: 943
Shanghai, PRC
Re: A sample hold circuit
Reply #1 - Aug 9th, 2007, 2:14am  
Hi,

I guess it is to control the input common mode voltage. It is a cmfb for the input.

Where is port c connected to? Are the two amplifier (A) the same?


Yawei
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.