Designer’s Guide Community

‹ Previous topic | Next topic ›

Pages: 1

global nodes (Read 1971 times)

morozmoroz

New Member

Offline

I need everything be
in behavior:)

Posts: 7
Ukraine, Kiev, Melexis

global nodes
Aug 08^th, 2007, 3:57am

Hi, everyone!
As you probably know designers use in complex design global nodes (vdd!, gnd! etc.) - that means that block often doesn't have vdd, gnd pins. But when i create model for this block I would like to sense these nodes. So, question is - is any posibility to use global nodes in VerilogAMS? I use Cadence AMS Designer. The only way I know for now is to use parameters, but it is not very convenient.
Thanks is andvance!

Look to the Root - The Flower of the Life if there

IP Logged

boe

Community Fellow

Offline

Posts: 615

Re: global nodes
Reply #1 - Aug 8^th, 2007, 4:14am

You can use Cadence hierarchical connections also with Verilog-AMS:
Declare them using the following Code:

electrical (* integer inh_conn_prop_name="vss"; integer inh_conn_def_value="cds_globals.\\vss! "; *) \vss! ;
electrical (* integer inh_conn_prop_name="vdd"; integer inh_conn_def_value="cds_globals.\\vdd! "; *) \vdd! ;
  ...
analog Vsupply = V(\vdd! , \vss! )

NB: The escaped names end with a space!
BOE

IP Logged

Pages: 1

‹ Previous topic | Next topic ›