The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Oct 31st, 2024, 8:23pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Analog Design › LOW NOISE LDO
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
LOW NOISE LDO (Read 1830 times)
rf_jay
New Member
*
Offline



Posts: 7
LOW NOISE LDO
Aug 10th, 2007, 5:23am  
Hi,

I am now looking into designing LOW NOise, 25uV rms  in 10Hz to 100kHz. LDO.
kindly suggest me the low noise technique. also docs/pdfs

thanks in advance.
Back to top
 
 
View Profile   IP Logged
jlee
Community Member
***
Offline



Posts: 40
Re: LOW NOISE LDO
Reply #1 - Aug 11th, 2007, 5:45pm  
Hi,

You may try to generate a low noise bandgap voltage first. Otherwise, the output noise of this LDO will be dominated by the noise from bandgap voltage, especially in the range of flicker noise.

JLee
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.