Designer’s Guide Community

aaron_do Senior Fellow Offline Posts: 1398	LO buffer design Sep 27^th, 2007, 8:49pm Hi all, anybody have any good ideas on how to design a low power LO buffer? I find that for my low power receiver, the LO buffers require more power than the rest of the system combined. thanks, Aaron
Back to top	there is no energy in matter other than that received from the environment - Nikola Tesla IP Logged

Stefan Senior Member Offline Posts: 124	Re: LO buffer design Reply #1 - Sep 27^th, 2007, 11:32pm Can you be a little bit more specific ? Is it that the load the buffers need to drive is so low in resistance or the capacity so high (high current) ? Maybe it's not the buffer that lead to the problem - is it a single stage or do you have more stages in series to get enough switching speed (What frequency ?) ?
Back to top	IP Logged

aaron_do

Senior Fellow

Offline

Posts: 1398

Re: LO buffer design
Reply #2 - Sep 28^th, 2007, 1:50am

Hi,

the LO needs to drive a polyphase filter with a few hundred fF. The frequency is 2.4 GHz and i've been using a single stage buffer with inductive loads but i'm open to other possibilities. Also, I had to put the buffer in between the first and second stage of the polyphase filter to avoid signal distortion. So i need 1 buffer for each of the four phases (a lot of power).

Aaron

Back to top

there is no energy in matter other than that received from the environment - Nikola Tesla

IP Logged

asb1211

New Member

Offline

Posts: 7

Re: LO buffer design
Reply #3 - Oct 10^th, 2007, 11:08pm

LO buffer reported so far always have very high power dissipation. I don't know in case of your design, but I also have to design LO buffer for passive mixer and for you can refer to commercial product specs or publications.
@ pHEMT 0.5um process, 5V VCC, it always requires a current about 45 mA (see HMC485MS8G datasheet) or @3V VCC, it is 10 mA (see ADL5350 datasheet); @BiCMOS 0.25um process, the current is 9mA to 65 mA �when VCC from 1.5 to 5 V (see A SILICON MMIC ACTIVE BALUN/RUFFER AMPLIFIER WITH HIGH LINEARITY AND LOW RESIDUAL PHASE NOISE)

Back to top

IP Logged