cubalex
New Member
Offline
Posts: 2
Germany
|
Hello everybody,
I'm wondering if it is desirable to design a frequency divider for a frequency synthesizer PLL only with 2^n dividers.
Are there any advantages (speed, power dissipation, easy implementation in CMOS, noise,...) in avoiding digital counters or other non divide-by-two blocks?
Thanks in advance! Alex
|