loose-electron
Senior Fellow
![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif)
Offline
![](https://designers-guide.org/forum/avatars/fredflinstone.gif)
Best Design Tool = Capable Designers
Posts: 1638
San Diego California
|
You are trying to keep a low IR drop when an ESD event occurs, because that voltage will appear somewhere in your circuit as part of the ESD budget.
That said, ESD events can have very high currents, over 1 amp.
Also, you are trying to keep a low R due to current surges and voltage stability on both power and ground.
You need to model the above two, and quantify the current loads, for both power and ESD, then you can quantify the resistance number that you need to stay underneath. Generally, well under 1 ohm is where you would like to be, but a specific number is going to be based upon the above considerations.
Hope that helps, Jerry
|