Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 16
th
, 2024, 7:28am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Mixed-Signal Design
› why use two switchs in the sampling period?
‹
Previous topic
|
Next topic
›
Pages: 1
why use two switchs in the sampling period? (Read 3599 times)
lxw1983
New Member
Offline
Posts: 3
why use two switchs in the sampling period?
May 08
th
, 2008, 7:43am
this is a sigma-delta ADC,why use two swichs (/S1,/S1D)in sampling period?
Back to top
31532199683242335843210462212022270.JPG
IP Logged
Stefan
Senior Member
Offline
Posts: 124
Re: why use two switchs in the sampling period?
Reply #1 -
May 8
th
, 2008, 7:52am
strongly looks like DC offset cancellation ...
Back to top
IP Logged
lxw1983
New Member
Offline
Posts: 3
Re: why use two switchs in the sampling period?
Reply #2 -
May 8
th
, 2008, 7:52am
Hope someone can help me ,thanks !
Back to top
IP Logged
lxw1983
New Member
Offline
Posts: 3
Re: why use two switchs in the sampling period?
Reply #3 -
May 8
th
, 2008, 7:58am
DC offset cancellation?what mean ?I'm sorry I can't understand.
Back to top
IP Logged
ywguo
Community Fellow
Offline
Posts: 943
Shanghai, PRC
Re: why use two switchs in the sampling period?
Reply #4 -
May 21
st
, 2008, 12:12am
Hi lxw1983,
Would you please post a timing diagram of those switches?
Yawei
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
»» Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.