SARdesign
New Member
Offline
Posts: 1
Beijing PR.China
|
Hi designers: I'm designing a high accuracy SAR ADC, so I have to consider the noise of the comparator whose architecture is preamp plus latch. In the cadence ADE we can plot the squared input and output noise, so should I integrate the output noise and extract root, then divide the DC gain, or integrate the input referred noise and extract root directly? I prefer to the former, because when a small signal is amplified at the output, this output signal may be contaminated by the output noise then sampled by the latch, so, on this point, we should compare the output signal power with the output noise power. when I evaluate the SNR degradation of the preamp noise with matlab, I need the input referred noise power. it is right? but... when I discuss it with the other colleague, he gives me the latter calculation method. his point is: the gain is change with the frequency. can any body help me for a decision?
|