The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 22nd, 2024, 1:25am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Mixed-Signal Design › subsampling ADC sample and hold
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
subsampling ADC sample and hold (Read 63 times)
rf_jay
New Member
*
Offline



Posts: 7
subsampling ADC sample and hold
Sep 29th, 2008, 1:55am  
How to measure the closed loop gain of S/H amplifier

This is used for subsampling ADC.

What I have done is, simulated S/H circuit like a RF Mixer circuit. I did PSS and PSP analysis. I am not getting proper results for conversion gain.

any advice would be very useful.

Thanks in advice.
JT.
Back to top
 
 
View Profile   IP Logged
Cri Azzolini
Community Member
***
Offline



Posts: 48
University of Parma, Italy
Re: subsampling ADC sample and hold
Reply #1 - Oct 3rd, 2008, 2:21am  
Hi JT,

did you try PAC analysis?
If you consider the S/H as a black box and perform a PSS/PAC analysis, the Bode's plot should show the closed loop gain in the sideband of interest.

Bye,
Cri
Back to top
 
 
View Profile WWW cri.azzolini   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.