Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Oct 31
st
, 2024, 5:11am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Analog Design
› PLL
‹
Previous topic
|
Next topic
›
Pages: 1
PLL (Read 2561 times)
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
PLL
Oct 05
th
, 2008, 9:37pm
hi ,
i am new to pll design.i want to know where can i get exact information regarding LOCK,CAPTURE RANGE(qualitative).And i have one question
How to implement frequency dividers for sine wave signals(other than bandpass filter method).
Back to top
IP Logged
jbdavid
Community Fellow
Offline
Posts: 378
Silicon Valley
Re: PLL
Reply #1 -
Oct 6
th
, 2008, 10:02pm
if you are new, then you probably need a text book.. like Bill Egan's or William Best's
http://books.google.com/books?id=zisSkXvdpWQC
http://books.google.com/books?id=hEZi8Hellq8C
Google "pll lock capture" points me at this reference..
http://www.uoguelph.ca/~antoon/gadgets/pll/pll.html
+ a wikipedia article..
-- of course I didn't READ them yet.. as most of my knowledge has been gleaned from IEEE papers..
http://ieeexplore.ieee.org/search/searchresult.jsp?disp=cit&queryText=(phase%20l...
Back to top
jbdavid
Mixed Signal Design Verification
IP Logged
buddypoor
Community Fellow
Offline
Posts: 529
Bremen, Germany
Re: PLL
Reply #2 -
Oct 7
th
, 2008, 2:09am
raja.cedt wrote
on Oct 5
th
, 2008, 9:37pm:
hi ,
i am new to pll design.i want to know where can i get exact information regarding LOCK,CAPTURE RANGE(qualitative).And i have one question
How to implement frequency dividers for sine wave signals(other than bandpass filter method).
Hi raja.cedt
Here you can find a nice 50 page tutorial about PLL`s:
http://doctord.dyndns.org:8000/courses/bei/ee350/materials/PLL_Tut_Talk.pdf
Regards
Back to top
LvW (buddypoor: In memory of the great late Buddy Rich)
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: PLL
Reply #3 -
Oct 8
th
, 2008, 9:04pm
hi buddypoor,
Thanks for your reply.But i am unable to open that pdf
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
»» Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.