The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 17th, 2024, 2:32am
Pages: 1 2 
Send Topic Print
About mix simulation for verilog-a and HSPICE (Read 12540 times)
Geoffrey_Coram
Senior Fellow
******
Offline



Posts: 1999
Massachusetts, USA
Re: About mix simulation for verilog-a and HSPICE
Reply #15 - Oct 16th, 2008, 9:49am
 
@cross can act to control the timestep, also, which could have some effect on the simulation.
Back to top
 
 

If at first you do succeed, STOP, raise your standards, and stop wasting your time.
View Profile WWW   IP Logged
icsoul
Junior Member
**
Offline



Posts: 29

Re: About mix simulation for verilog-a and HSPICE
Reply #16 - Oct 17th, 2008, 5:13am
 
patrick wrote on Oct 15th, 2008, 10:11pm:
Can you run your simulations with the "runlvl" option turned off?,

.option runlvl=0

and see if you still see changes with/without VA.


I have tried this option, but it has no help.
Back to top
 
 
View Profile   IP Logged
icsoul
Junior Member
**
Offline



Posts: 29

Re: About mix simulation for verilog-a and HSPICE
Reply #17 - Oct 17th, 2008, 5:22am
 
Geoffrey_Coram wrote on Oct 16th, 2008, 9:49am:
@cross can act to control the timestep, also, which could have some effect on the simulation.


Hi, Geoffrey_Coram

Could you give some advice to avoid this effect?
Back to top
 
 
View Profile   IP Logged
Geoffrey_Coram
Senior Fellow
******
Offline



Posts: 1999
Massachusetts, USA
Re: About mix simulation for verilog-a and HSPICE
Reply #18 - Oct 17th, 2008, 7:35am
 
icsoul wrote on Oct 17th, 2008, 5:22am:
Could you give some advice to avoid this effect?


That's sort of a paradoxical request: the cross event is specifically intended to control the timestep such that the crossing time is accurately resolved.

You could change the code so that it samples the voltage and determines for itself whether a rising or falling edge has occurred, but you run the risk of missing an edge.
Back to top
 
 

If at first you do succeed, STOP, raise your standards, and stop wasting your time.
View Profile WWW   IP Logged
icsoul
Junior Member
**
Offline



Posts: 29

Re: About mix simulation for verilog-a and HSPICE
Reply #19 - Oct 21st, 2008, 9:36pm
 
I got a new version HSPICE and the problem is solved.

Thank all of you!

        icsoul
Back to top
 
 
View Profile   IP Logged
Pages: 1 2 
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.