Designer’s Guide Community

Pages: 1

PLL vs. DLL for Clock Generation? (Read 132 times)

loose-electron Senior Fellow Offline Best Design Tool = Capable Designers Posts: 1638 San Diego California	PLL vs. DLL for Clock Generation? Dec 05^th, 2008, 2:02pm Having done a lot of PLL designs, I tend to stick with PLL's to do timing generation (frequency multiplication, sub dividing a clocking signal etc.) However - from everyone's experience, what are the pro/con of using a DLL vs. PLL in these applications?
Back to top	Jerry Twomey www.effectiveelectrons.com Read My Electronic Design Column Here Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical IP Logged

loose-electron Senior Fellow Offline Best Design Tool = Capable Designers Posts: 1638 San Diego California	Re: PLL vs. DLL for Clock Generation? Reply #1 - Dec 15^th, 2008, 10:09am Still interested in this topic. Anybody done both?
Back to top	Jerry Twomey www.effectiveelectrons.com Read My Electronic Design Column Here Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical IP Logged

rf-design Senior Member Offline Reiner Franke Posts: 165 Germany	Re: PLL vs. DLL for Clock Generation? Reply #2 - Dec 15^th, 2008, 2:33pm You need some thrown arguments. Relative frequency range Inductor allowed Settling time Special analog devices avaible Tight subphases needed Jitter or phase noise requierment Supply rejection Area Design time Risk versus $M mask cost
Back to top	IP Logged

loose-electron

Senior Fellow

Offline

Best Design Tool =
Capable Designers

Posts: 1638
San Diego California

Re: PLL vs. DLL for Clock Generation?
Reply #3 - Dec 17^th, 2008, 2:58pm

For timing acquisition in a clock and data recovery system, not a mixer, so we are talking ring oscillators here, not LC-VCO's.

No inductors, and generic CMOS processes, underneath 5GHz.

rf-design wrote on Dec 15^th, 2008, 2:33pm:

You need some thrown arguments.

Relative frequency range
Inductor allowed
Settling time
Special analog devices avaible
Tight subphases needed
Jitter or phase noise requierment
Supply rejection
Area
Design time
Risk versus $M mask cost

Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical

IP Logged

Pages: 1

‹ Previous topic | Next topic ›