Designer’s Guide Community

Pages: 1

Substrate guard ring (Read 2292 times)

gary197 New Member Offline Posts: 7	Substrate guard ring Mar 02^nd, 2009, 9:06am Can anyone suggest how to build a good guard ring or multiple rings to attenuate all substrate coupling from digital CMOS into a differential PLL in 90nm CMOS technology?
Back to top	IP Logged

Junior Member

Offline

Posts: 21

Re: Substrate guard ring
Reply #1 - Mar 2^nd, 2009, 2:55pm

You can implement p+ shunting, pn junction, and isolating guard rings, or isolating shields made of n-type buried layer surrounded by deep trench (isolated p-wells), but I don't think any of these will completely eliminate the substrate noise.

You may consider implementing additional circuit level compensation in your PLL. �It was a paper presented at DesignCon this year about active cancellation of substrate noise coupling with a VCO example, which you can find and download for free at http://www.noisecoupling.com

Regards,
ci

IP Logged

Sarig

Junior Member

Offline

Posts: 31

Re: Substrate guard ring
Reply #2 - Mar 9^th, 2009, 3:19pm

Hi,
Best is to use Deep Nwell process and place all Digital and analog in different Deep Nwell
other thing is to use Nwell ring connected to analog Vdd and inner ring connected to Analog GND in this way it will improve isolation from digital noise but remeber that this is only good for Non Epi process (so chekc what is users).

also be careful to keep min 15um from any digital contacts to the analog ring.
And last: try to build some 1st order bonding and Substrate model and simulate ac Transfer function.

Good luck,
Erez

IP Logged

Pages: 1

‹ Previous topic | Next topic ›