sand_dolphin2 wrote on Nov 4th, 2009, 4:12pm:so, at now we provide varying frequency from testbench.
and dumpinig data frome results Vin/Vout transfer to excell csv format.
but, i want to automatically checking AC analysis w/o handmade making varying frequency input by testbench.
but this way is so take a much time to simulate....
What procedure do you take and what instruments do you use in actual evaluation ?
Consider actual situation of evaluation.
Show me your realization method of AC Analysis in actual evaluation.
Learn measurements using actual instruments. Not "EDA Tool Play".
sand_dolphin2 wrote on Nov 4th, 2009, 4:12pm:Is it possible AC analysys of DUT(like as verilog-A(electrical only))
by spice's AC analysis which force automatically various freq.
Do you understand AC Analysys correctly ?
If your intererst is limited to very narrow aspect of DUT, you might be able to use high abstract level modeling for DUT.
For example, if you can build "State Averaged Model" for target DUT, you can adopt conventional AC Analysis.
This "State Averaged Modeling" is well known as "Describing Function Method" or "Equivalent Transfer Function Method"
in Nonlinear Control Theory.
Equivalent Lowpass Model of RF Bandpass System is this "State Averaged Modeling".
Phase Domain Model of PLL is also this "State Averaged Modeling".
If you can know Z-domain Transfer function of Digital Filter or SCF, you can use conventional AC Analysis for evaluation of frequency characteristics of them.
What on earth do you expect for Verilog-AMS ?
Functional Verification ?
High Abstract Level Modeling of DUT with very narrow aspect ?
sand_dolphin2 wrote on Nov 4th, 2009, 4:12pm:I'll wait for your kindly responce.
□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
□■□□□■□□□□□■□□□□□□□□□□□□□□□□□□□□□□□□□□■□□□□□□□□□□□□□□
□□■□□■□□■■■□□□□□□□□□□□□□□□□■■■■■■□□□□□■□□□□□■□□□□□□□□
□□□□■■■□■□□□□□□□□□□□□□□■■■■□□■□□□□□□□□■□□□□□■□□□□□□□□
□□□□□■□□■□□□□□□□□□□□□□□□□□□□■□□□□□□□□□■■■■■□■□□□□□□□□
□□□□□■■□■■■■□□□□□□□□□□□□□□□■□□□□□□□□□□■□□□□□■□□□□□□□□
□■■□■■□□■□■□□□■■■■■■□□□□□□□■□□□□□□□□□□■□□□□□■□□□□□□□□
□□■□□■□□■□■□□□□□□□□□■□□□□□□■□□□□□□□□□□■□□□□□■□□□□□□□□
□□■□□■□□■□■□□□□□□□□□■□□□□□□■□□□□□□□□□□■□□□□□■□□□□□□■□
□□■□■■□■□□■□□□□□□□□□■□□□□□□■□□□□□□□■■■■■□□□□■□□□□□□■□
□□■■□□□□□□□□□□□□□□□■□□□□□□□□■□□□□□■□□□■□■■□□□■□□□□■□□
□■□□■■■■■■■■□□□□■■■□□□□□□□□□□■■■□□□■■■□□□□■□□□■■■■□□□
□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□