The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 17th, 2024, 11:57am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Modeling › Semiconductor Devices › What is the "passivation" layer in IC process
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
What is the "passivation" layer in IC process (Read 6012 times)
DoYouLinux
Community Member
***
Offline



Posts: 80
What is the "passivation" layer in IC process
Mar 17th, 2009, 8:56am  
Dear All,

I had a look at a layer description of an IC process. At the top, I saw a layer called "passivation". I don't know what it is and what it is for. Could someone suggest me about this ? Cheesy I have searched from the internet, but did not find anything useful.

Thanks in advance,

DYL  ;)
Back to top
 
 
View Profile   IP Logged
Frank Wiedmann
Community Fellow
*****
Offline



Posts: 678
Munich, Germany
Re: What is the "passivation" layer in IC process
Reply #1 - Mar 18th, 2009, 1:38am  
It's a protective layer that usually covers the entire chip except for bondpads.
Back to top
 
 
View Profile WWW   IP Logged
DoYouLinux
Community Member
***
Offline



Posts: 80
Re: What is the "passivation" layer in IC process
Reply #2 - Mar 18th, 2009, 1:54am  
Hi Frank,

Thank you very much for your reply. Hmmm I know this now Smiley

DYL Smiley
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.