Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 16
th
, 2024, 4:13pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Measurements
›
Phase Noise and Jitter Measurements
› phase jitter vs TIE
‹
Previous topic
|
Next topic
›
Pages: 1
phase jitter vs TIE (Read 4528 times)
sun
Junior Member
Offline
Posts: 11
phase jitter vs TIE
Mar 27
th
, 2009, 5:22am
hi,
what's difference between phase jitter and TIE?
Back to top
IP Logged
pancho_hideboo
Senior Fellow
Offline
Posts: 1424
Real Homeless
Re: phase jitter vs TIE
Reply #1 -
Mar 27
th
, 2009, 6:46am
See
http://www.analog.com/static/imported-files/application_notes/578433630832183400...
Back to top
Kita━━━━━━(゚∀゚)━━━━━━ !!!!!
http://www7.plala.or.jp/ungeromeppa/flash/kita.html
http://www.youtube.com/watch?v=mjIxGh55bMM&feature=related
IP Logged
sun
Junior Member
Offline
Posts: 11
Re: phase jitter vs TIE
Reply #2 -
Mar 29
th
, 2009, 2:54am
pancho_hideboo wrote
on Mar 27
th
, 2009, 6:46am:
See
http://www.analog.com/static/imported-files/application_notes/578433630832183400...
thanks for your reply.
But I didn't find any thing about phase jitter in the doc.
Back to top
IP Logged
pancho_hideboo
Senior Fellow
Offline
Posts: 1424
Real Homeless
Re: phase jitter vs TIE
Reply #3 -
Mar 29
th
, 2009, 3:13am
sun wrote
on Mar 29
th
, 2009, 2:54am:
But I didn't find any thing about
phase jitter
in the doc.
I don't know what you mean by "
phase jitter
".
But terminology of "
phase jitter
" is too vague. It is general name for "Jitter".
http://en.wikipedia.org/wiki/Jitter
http://www.tek.com/Measurement/scopes/jitter/55W_16146_1.pdf
Back to top
Kita━━━━━━(゚∀゚)━━━━━━ !!!!!
http://www7.plala.or.jp/ungeromeppa/flash/kita.html
http://www.youtube.com/watch?v=mjIxGh55bMM&feature=related
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
»» Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.