Mahyar
New Member
Offline
Posts: 7
|
Hi I am trying to design a switched capacitor sampling system in virtuoso schematic editor. But I don't know how to: 1- Generate non-overlapping clocks. 2- How to model the switches? should I use like nfet or there are special switches?
Thank you, M
|