The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 18th, 2024, 1:36am
Pages: 1
Send Topic Print
frequency divider phase noise question (Read 2490 times)
t6
New Member
*
Offline



Posts: 2

frequency divider phase noise question
May 28th, 2009, 8:19am
 
Hello,

In Ken's paper "Predicting the Phase noise and Jitter in PLL Frequency Synthesizers" the equation for the divider output noise is:

SΦ(f)=[2*Π*f0/(dv(iT)/dt)]^2 *Sn(f)

Is f0 the input or output frequency of the divider?
Back to top
 
 
View Profile   IP Logged
rfmems
Senior Member
****
Offline



Posts: 121

Re: frequency divider phase noise question
Reply #1 - May 28th, 2009, 8:45am
 
I think it refers to output
Back to top
 
 
View Profile   IP Logged
t6
New Member
*
Offline



Posts: 2

Re: frequency divider phase noise question
Reply #2 - Jun 11th, 2009, 2:58pm
 
Thanks for your response.  This is what I thought, just wanted to confirm.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.