Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
May 19
th
, 2024, 5:16am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
Circuit Simulators
› Stability analysis for two stage CMOS Op Amp in Spectre
‹
Previous topic
|
Next topic
›
Pages:
1
2
Stability analysis for two stage CMOS Op Amp in Spectre (Read 794 times)
RobertZ
Community Member
Offline
the art of analog
Posts: 55
San Diego, CA
Re: Stability analysis for two stage CMOS Op Amp in Spectre
Reply #15 -
Jun 19
th
, 2009, 12:03am
Frank Wiedmann wrote
on Jun 18
th
, 2009, 11:48pm:
Yes, I think this is right.
but how can you tell there are two RHP poles in open loop gain from his bode plot?
Thanks,
Robert
Back to top
Thanks,
Robert
IP Logged
RobertZ
Community Member
Offline
the art of analog
Posts: 55
San Diego, CA
Re: Stability analysis for two stage CMOS Op Amp in Spectre
Reply #16 -
Jun 19
th
, 2009, 12:07am
Frank, btw, can you take a look at my another post:
http://www.designers-guide.org/Forum/YaBB.pl?num=1245305413
maybe you have some clue.
Thanks,
Robert
Back to top
Thanks,
Robert
IP Logged
Frank Wiedmann
Community Fellow
Offline
Posts: 678
Munich, Germany
Re: Stability analysis for two stage CMOS Op Amp in Spectre
Reply #17 -
Jun 19
th
, 2009, 4:37am
RobertZ wrote
on Jun 19
th
, 2009, 12:03am:
but how can you tell there are two RHP poles in open loop gain from his bode plot?
Thanks,
Robert
Assume that you have an open loop gain function T(s)=A/[(s-p1)*(s-p2)] with two RHP poles at p1=2π*10
3
1/s and p2=2π*10
6
1/s. Do a Bode plot of this function for s=j2πf. What do you get?
Back to top
«
Last Edit: Jun 19
th
, 2009, 5:40am by Frank Wiedmann
»
IP Logged
RobertZ
Community Member
Offline
the art of analog
Posts: 55
San Diego, CA
Re: Stability analysis for two stage CMOS Op Amp in Spectre
Reply #18 -
Jun 19
th
, 2009, 9:55am
you are right. there are 2 poles in RHP, other thatn that, there is a LHP zero, which is close to the 2nd pole, and a RHP zero after unitiy gain bandwidth.
Back to top
Thanks,
Robert
IP Logged
Pages:
1
2
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
»» Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.