Designer’s Guide Community

‹ Previous topic | Next topic ›

Pages: 1

CDR bool (Read 2721 times)

splurk

New Member

Offline

Posts: 1

CDR bool
Jun 26^th, 2009, 6:39am

Hello,

I have to design a CDR for a USB2 PHY (480Mbits/s) in CMOS technology (0.35um).
I'm looking for books that may help me to design the CDR as I don't really know where to start.
I tried some design extracted from some papers found on the net, but nothing really interesting, as they work more or less for ideal condition, but with jitter/temperature variation it starts to randomly work.
What miss me the most is probably some mathematics on precise examples.

Thanks a lot!

IP Logged

casual

Ex Member

Re: CDR bool
Reply #1 - Dec 15^th, 2009, 6:44pm

There are many types of CDR topology eg PLL-based, DLL-based etc...
For USB and wired links, normally oversampling based CDRs are used. Check on "A 0.5-um CMOS 4.0-Gbitps Serial Link Transceiver with Data Recovery" Using Oversampling (CK Ken Yang, R. Farjad-Rad, M Horowitz). A typical journal for oversampling.

It is widely used due to all digital design. In other word, it can be designed with VHDL/Verilog as compared to the need of custom design in PLL.

IP Logged

Pages: 1

‹ Previous topic | Next topic ›