Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Sep 28
th
, 2024, 2:25pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Analog Design
› Pass-gate behavior when switched off
‹
Previous topic
|
Next topic
›
Pages: 1
Pass-gate behavior when switched off (Read 3968 times)
skapc66
New Member
Offline
Posts: 3
Pass-gate behavior when switched off
Aug 03
rd
, 2009, 6:16am
With reference to attached picture
If I connet a voltage generator (V1) to a pass gate switched off (V2>V1) I see that the other passgate output Vx follows the input (example being V2=2V, I get Vout=1.3V if V1=1.7V and Vout=1.5V if V1=2V). Cannot understand why. Could you help?
Back to top
passgate.JPG
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: Pass-gate behavior when switched off
Reply #1 -
Aug 3
rd
, 2009, 6:47am
hi,
check the ckt properly, i think you pmos is still passing signal so please check wether you have connected proper vdd to that or not?
Thanks,
Rajasekhar.
Back to top
IP Logged
skapc66
New Member
Offline
Posts: 3
Re: Pass-gate behavior when switched off
Reply #2 -
Aug 3
rd
, 2009, 6:53am
I checked once more, all the connections are as in the picture I attached.
Rgds
Back to top
IP Logged
salty
Junior Member
Offline
Posts: 19
Austin, Tx
Re: Pass-gate behavior when switched off
Reply #3 -
Aug 3
rd
, 2009, 8:30am
Do you have anything tied to Vx? Other that the 2 transistors?
Try this if not, put a 1MEG pulldown and see what it does.
Back to top
IP Logged
skapc66
New Member
Offline
Posts: 3
Re: Pass-gate behavior when switched off
Reply #4 -
Aug 5
th
, 2009, 11:36pm
I had an inverter input connected to Vx, but the Vx value remains the same even if I disconnect it.
Rgds
Back to top
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: Pass-gate behavior when switched off
Reply #5 -
Aug 6
th
, 2009, 12:08am
hi skapc66,
what i feel you don't see any difference in the voltage magnitude..but i am sure you could see the delay...what you do is increase the inverter size...now you feel the difference.
thanks,
rajasekhar.
Back to top
IP Logged
salty
Junior Member
Offline
Posts: 19
Austin, Tx
Re: Pass-gate behavior when switched off
Reply #6 -
Aug 6
th
, 2009, 8:05am
Is this from a transient sim or DC sim?
Back to top
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: Pass-gate behavior when switched off
Reply #7 -
Aug 6
th
, 2009, 10:16am
hi,
ya do tran only for all digital ckts.......
thanks,
Rajasekhar.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
»» Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.