Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 14
th
, 2024, 11:16am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Measurements
›
Other Measurements
› how to generate a negative voltage during test
‹
Previous topic
|
Next topic
›
Pages: 1
how to generate a negative voltage during test (Read 188 times)
trashbox
Community Member
Offline
Posts: 66
how to generate a negative voltage during test
Sep 20
th
, 2009, 7:58pm
I need to add a negative voltage on the PCB for my circuit, the average output current is about 80mA. Except the charge pump chip, how can I realize a negative voltage with simple method?
Thanks in advance!
Trashbox
Back to top
IP Logged
loose-electron
Senior Fellow
Offline
Best Design Tool =
Capable Designers
Posts: 1638
San Diego California
Re: how to generate a negative voltage during test
Reply #1 -
Jan 8
th
, 2010, 1:49pm
a separate negative power supply
an oscillator generator and an isolation transformer
a capacitive charge pump
A solar cell and a bright light (just kidding)
Back to top
Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical
IP Logged
love_analog
Senior Member
Offline
Posts: 101
Re: how to generate a negative voltage during test
Reply #2 -
Apr 20
th
, 2010, 8:12am
You can easily use a negative buck boost. This way it is also easy to change the voltage later on (by changing duty cycle)
Back to top
loveanalog.blogspot.com
The Power of Analog
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
»» Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.