In behavior modelling of flash ADC,by simulating the idea of architecture ,is it possible to predict the resulting sampling frequency of the ADC???.
We need to include real time delays while simulating to anticipate the sampling rate for the architecture we selected??

Then how to predict the selected architecture will give the required sampling frequency???,,only depends on the previous works on the architecture ?? or by behaviour modelling in simulation we can anticipate it??