The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Sep 27th, 2024, 10:17pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Analog Design › Thesis
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Thesis (Read 1352 times)
raja.cedt
Senior Fellow
******
Offline



Posts: 1516
Germany
Thesis
Nov 09th, 2009, 9:24pm  
hi,
   can any one please get me this thesis...

Noise, Speed, and Power Trade offs in Pipelined Analog-to-Digital Converters   David W. Cline

Thanks for your time

rajasekhar.
Back to top
 
 
View Profile WWW raja.sekhar86   IP Logged
Mooraka
Junior Member
**
Offline



Posts: 20
Lexington, KY
Re: Thesis
Reply #1 - Nov 13th, 2009, 8:24pm  
Found it here. Not sure if this is a legal link.
http://www.scribd.com/doc/7221435/33

Ram
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.