Designer’s Guide Community

sree 4all New Member Offline Posts: 2 bangalore	verilog-AMS Dec 01^st, 2009, 4:40am hi can any one please help me on this topic " can full custom design can cope up with the challenges of language based design such as verilog-AMS", please explain this in detailed with some web links to get some information regarding this topic.
Back to top	IP Logged

Riad KACED

Community Member

Offline

Posts: 93
Swindon, UK

Re: verilog-AMS
Reply #1 - Dec 1^st, 2009, 8:28am

Hi,

verilog-AMS is a behavioral modeling language that is very useful to validate a concept, a system before even having the transistor level building blocs. verilog-AMS is very useful to be considered in a Top-down design approach. You can also use verilog-AMS to simulate your final chip within a mixed signal environment like AMS Designer. It allows faster simulations by selecting the most appropriate abstraction level for each of the analog/digital blocs to achieve the required accuracy. So we need both. verilog-AMS can't do everything on it's own. Besides, I don't know any synthesis tool that dumps physical design out of a verilog-AMS module. So waiting for this magic tool to be invented, I can only see a bright future for Custom Design

As for the links, I think searching 'Behavioral modeling' and/or Verilog-AMS on the Internet would do.

Cheers,
Riad.

Back to top

Riad KACED
PDK, EDA Support Engineer.

IP Logged

sree 4all New Member Offline Posts: 2 bangalore	Re: verilog-AMS Reply #2 - Dec 1^st, 2009, 10:51am RAID KACED thank you very much for your comment in verilog-AMS i need some material upon industrial usage, applications,advantages,disadvantages and llimitation of verilog-AMS. will u please help me on this please.
Back to top	IP Logged

rajdeep Senior Member Offline Posts: 220 UK	Re: verilog-AMS Reply #3 - Dec 2^nd, 2009, 3:45am You might like to read this article/paper... http://www.designers-guide.org/Design/top-down.pdf cheers! Rajdeep
Back to top	Design is fun, verification is a requirement. IP Logged

Ken Kundert Global Moderator Offline Posts: 2386 Silicon Valley	Re: verilog-AMS Reply #4 - Dec 2^nd, 2009, 8:02am Analog Verification uses Verilog-AMS to verify the whole SOC. This is explained in papers referenced in http://www.designers-guide.com/documents.html. -Ken
Back to top	IP Logged

somisetty Community Member Offline Posts: 64	Re: verilog-AMS Reply #5 - Dec 8^th, 2009, 2:10am Hi, Can you provide verilogA code of Parallel in Serial out shift registers. Thanks inadvance
Back to top	IP Logged