The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Aug 17th, 2024, 5:16am
Pages: 1
Send Topic Print
Loop gain on the flip around SHA (Read 1689 times)
nobody
Community Member
***
Offline



Posts: 75

Loop gain on the flip around SHA
Dec 20th, 2009, 7:52pm
 
There are two plots and here is the first plot called "charge transfered SHA "  In this plot, big resistors are added in parallel with Cs for dc biasing. Sorry for the wrong plot.
Back to top
« Last Edit: Dec 20th, 2009, 11:40pm by nobody »  

ct_001.gif
View Profile   IP Logged
nobody
Community Member
***
Offline



Posts: 75

Re: Loop gain on the flip around SHA
Reply #1 - Dec 20th, 2009, 9:15pm
 
Here is the second plot called "flip around SHA".
The OTA used in the 1st and 2nd plot is the same.
Given the gain of a OTA is A0 ,Cs = 2Cf, and input parasitic capacitance Cpi. Loop gain(1st) is A0*Cf/(Cs+Cf)= 1/3*A0
Loop gain(2nd) is expected to be A0*Cf/(Cf+Cpi).
I can simulate the loop gain correctly in the 1st plot by using hspice
but fail to get the loop gain in in the 2nd plot. I would like to konw what goes wrong. The ideal CMFB(VCCS) is added and ideal baluns are added to convert differential and common signals.

Thanks a lot.  
Back to top
« Last Edit: Dec 21st, 2009, 1:28am by nobody »  

fa.gif
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.