Mooraka
Junior Member
![* *](https://designers-guide.org/forum/Templates/Forum/default/starblue.gif)
Offline
Posts: 20
Lexington, KY
|
When Vgs=0, the device is off and the gate capacitance is a combination of oxide cap in series with depletion cap and overlap cap. This value is low (approx half) compared to gate capacitance at Vgs=Vcc, which is inversion capacitance (approx equal to oxide cap).
My question is, is there any circuit that heavily depends on FET zero bias capacitance?
Thanks
|