love_analog
|
Assume the input to the data has CM=dx Assume input to clock has CM=cx
Now if all the gates are at their common-mode, then we get the drain of the clock transistors as having a voltage = dx-vgs whereas the clock transistors will have Vg=cx
So ideally you'd like clock ones to have cx<dx.
|