The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 17th, 2024, 2:31pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Analog Design › False Summing Junction
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
False Summing Junction (Read 762 times)
Moksha
New Member
*
Offline



Posts: 2
False Summing Junction
Jun 07th, 2010, 4:46pm  
Can anyone please explain about False Summing Junction?

Any recommendation regarding links,ebooks for this topic (False Summing Junction) is welcome!

Thanks
Back to top
 
 
View Profile   IP Logged
Mayank
Community Fellow
*****
Offline



Posts: 334
Re: False Summing Junction
Reply #1 - Jun 7th, 2010, 9:11pm  
Refer,

http://www.datasheetarchive.com/datasheet-pdf/014/DSA00244040.html

Download the complete pdf. You can see it there.

It's just a summing node, created to measure opamp characterstics, without actually touching one of the Opamp Inputs with a Oscilloscope Probe.
Didnt go through the circuit functioning though.

--
Mayank.
Back to top
 
 
View Profile   IP Logged
Moksha
New Member
*
Offline



Posts: 2
Re: False Summing Junction
Reply #2 - Jun 8th, 2010, 8:46am  
Thanks Mayank.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.