The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 17th, 2024, 10:42am
Pages: 1
Send Topic Print
Verilog-A code for charge pump (Read 8312 times)
vp1953
Senior Member
****
Offline



Posts: 172

Verilog-A code for charge pump
Jul 29th, 2010, 4:14pm
 
I am looking for verilogA code to implement a charge pump (used in PLLs). The default code available in Cadence seems to be very unrealistic in that even when the output voltage is at ground or supply, current continues to be sunk/sourced resulting in substantial build of voltage.  

I did not find any code for a charge pump at the designers guide site (it has code for pretty much everything else).

Thank you in advance!
Back to top
 
 
View Profile   IP Logged
Ken Kundert
Global Moderator
*****
Offline



Posts: 2386
Silicon Valley
Re: Verilog-A code for charge pump
Reply #1 - Jul 31st, 2010, 10:38am
 
Take a look at http://www.designers-guide.org/VerilogAMS/functional-blocks/pfd_cp/pfd_cp.va. I have updated the PFD/CP on this site to include an output clamp that limits the output voltage to the rails.

-Ken
Back to top
 
 
View Profile WWW   IP Logged
vp1953
Senior Member
****
Offline



Posts: 172

Re: Verilog-A code for charge pump
Reply #2 - Aug 2nd, 2010, 11:25am
 
Hi Ken,

Thanks a million! It is greatly appreciated.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.