vp1953
|
I am looking for verilogA code to implement a charge pump (used in PLLs). The default code available in Cadence seems to be very unrealistic in that even when the output voltage is at ground or supply, current continues to be sunk/sourced resulting in substantial build of voltage.
I did not find any code for a charge pump at the designers guide site (it has code for pretty much everything else).
Thank you in advance!
|