Hi,

I met one challenge in simulating the low jitter synthesizer in verilogA in hspice simulator.

The theoretical rms jitter of the synthesizer is expected to be 30fs. However, the accuracy of the simulator is somehow limited to be at ps level.

How can I further improve the simulation accuracy for this verification?