The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 18th, 2024, 5:50am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Other CAD Tools › Physical Verification, Extraction and Analysis › How to make layout net names to have identical net names in schematic.
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
How to make layout net names to have identical net names in schematic. (Read 1735 times)
newic
Senior Member
****
Offline



Posts: 138
How to make layout net names to have identical net names in schematic.
Oct 09th, 2010, 8:41pm  
How to make layout net names to have identical net names in schematic. I use lbl layer to label ports.

How about the internal net names? I cant use lbl layer because it is treated as port.

I tried to use net layer, but the layout uses other name instead.

Layout is drawn in Virtuoso and LVS/PEX is done in Calibre
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.