The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Aug 1st, 2024, 7:17am
Pages: 1
Send Topic Print
two stg OTA (Read 3895 times)
ontheverge
Junior Member
**
Offline



Posts: 31

two stg OTA
Nov 01st, 2010, 1:47am
 
Hi,

I noticed that in miller-compensated two stage OTA, if the first stage is PMOS driven, the output stg is NMOS and vice versa, is there a special reason for that?

thanks,

Steve
Back to top
 
 
View Profile   IP Logged
raja.cedt
Senior Fellow
******
Offline



Posts: 1516
Germany
Re: two stg OTA
Reply #1 - Nov 1st, 2010, 2:09am
 
hi,
1.common mode voltage of the 1st stage o/p can easily drive 2nd stage with out any level shifting.
2.Supply rejection will be good.

Thanks.
Back to top
 
 
View Profile WWW raja.sekhar86   IP Logged
ontheverge
Junior Member
**
Offline



Posts: 31

Re: two stg OTA
Reply #2 - Nov 1st, 2010, 5:39pm
 
Hi Raja,

thanks for the reply, can u elaborate a little bit on supply rejection?

thanks,

Steve
Back to top
 
 
View Profile   IP Logged
raja.cedt
Senior Fellow
******
Offline



Posts: 1516
Germany
Re: two stg OTA
Reply #3 - Nov 1st, 2010, 7:58pm
 
hi,
Assume you have nmos input diff pair in the first stage and pmos input 2nd stage, so due to pmos diode connected load at the first stage entire supply noise will come to output, so if 2nd stage is pmos then pmos gate will change by same amount of supply noise and at the same time source will be changed by same amount due to VDD connection. hence you would not see any change in 2nd stage output.

Thanks.
Back to top
 
 
View Profile WWW raja.sekhar86   IP Logged
aamar
Community Member
***
Offline



Posts: 57
Germany
Re: two stg OTA
Reply #4 - Nov 2nd, 2010, 9:40am
 
There are other two advantages which are
1. for the highest gain of the second stage, the vin (common mode as raja mentioned) for the second stage input transistor  should be biased near the vth or vdd-vth in case of nmos and pmos respectively, which is then best implemented using the opposite type transistor from that used in the input differential pair.
2. The load of the second stage is a mirror from the tail current of the first stage and therefore no need for an additional bias voltage.

Best regards,

aamar
Back to top
 
« Last Edit: Nov 3rd, 2010, 12:56am by aamar »  
View Profile   IP Logged
HdrChopper
Community Fellow
*****
Offline



Posts: 493

Re: two stg OTA
Reply #5 - Nov 15th, 2010, 6:28pm
 
one advantage more...
the second stage being the same type of the first stage active load allows for perfect balance of voltages if properly sized, thus systematic input  referred offset can be minimized

Best
Tosei
Back to top
 
 

Keep it simple
View Profile   IP Logged
raja.cedt
Senior Fellow
******
Offline



Posts: 1516
Germany
Re: two stg OTA
Reply #6 - Nov 15th, 2010, 8:31pm
 
hi chopper,
if i am correct you are talking about sharing bias between both stages rite....

Thanks.
Back to top
 
 
View Profile WWW raja.sekhar86   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.